

## Typical Applications

Base Stations

## Features

Surface Mount Package  
 Reflow Process Compatible  
 Low Phase Noise  
 Build in PLL-Circuit



## Output Frequency range

10 MHz – 700 MHz

## Standard frequencies

10; 25; 26; 39.3216; 52; 56; 61.44; 77.76; 104 MHz  
 122.88; 153.6; 155.52; 160; 184.32; 311.04 MHz  
 491.52; 622.08 MHz

## Reference Frequency

Parameter	Min	Typ	Max.	Units	Condition	Ordering Code <sup>5</sup>
Input frequency	1		300	MHz	± 2 ppm	
Standard input frequencies		10 13 26 32,768		MHz MHz MHz MHz		X106 X136 X266 X326
Parameter	Min	Typ	Max.	Units	Condition	
Signal		HCMOS				IFH
Reference Level	0.5		4	V <sub>pp</sub>	HCMOS / similar sinewave	
Reference Input Impedance	2			kΩ		
Signal		PECL				IFP
Reference Level Min	1.355		1.68	V	LVPECL	
Reference Level Max	2.155		2.42	V		
Reference Input Impedance		50		Ω		
Signal		LVDS				IFL
Reference Level Min	-0.45		-0.25	V	LVDS	
Reference Level Max	0.25		0.45	V		
Reference Input Impedance		100		Ω		

## Output Frequency

Parameter	Min	Typ	Max.	Units	Condition	Ordering Code <sup>5</sup>
output frequency	10		700	MHz		
Signal		HCMOS				RFH
Load		15.0		pF	@ 15 pF 10 to 90 % @ Vs/2	
Rise and Fall time			5	ns		
Duty cycle	40		60	%		
Signal		PECL				RFP
Load		50		Ω	Vs - 2V 20 to 80 %	
Rise and Fall time			1	ns		
Duty cycle	45		55	%		
Signal		LVDS				RFL
Load		100		Ω	10 to 90 %	
Rise and Fall time			1	ns		
Duty cycle	40		60	%		

## Supply voltage (Vs)



Parameter	Min	Typ	Max.	Units	Condition	Ordering Code <sup>5</sup>
Supply voltage [Standard]	3.135	3.3	3.465	VDC		SV033
Current consumption			50	mA	steady state @ +25°C & 3.3VDC	



### Additional parameters

Parameter	Min	Typ	Max.	Units	Condition	
Phase Noise <sup>3</sup>		-95		dBc/Hz	10 Hz	@ 10 MHz
		-125		dBc/Hz	100 Hz	HCMOS
		-142		dBc/Hz	1 kHz	
		-155		dBc/Hz	10 kHz	
		-160		dBc/Hz	100 kHz	
Jitter		0.7		Ps RMS	@ 10Hz .. 100kHz	
Phase Noise <sup>3</sup>		-75		dBc/Hz	10 Hz	@ 311.04 MHz
		-105		dBc/Hz	100 Hz	PECL
		-130		dBc/Hz	1 kHz	
		-140		dBc/Hz	10 kHz	
		-142		dBc/Hz	100 kHz	
Jitter		0.2		Ps RMS	@ 12kHz .. 20MHz	

### Additional parameters

Parameter	Min	Typ	Max.	Units	Condition
VCXO Control PIN 7	0.5		2.5	V	
Weight			9	g	
Processing & Packing	Handling & processing note				
Operating temperature range	-20		+70	°C	
Operable temperature range	-30		+85		
Storage temperature range	-55		+125	°C	

Type G233 Input : Single ended (HCMOS or Sinewave) Output : 1x HCMOS or PECL or LVDS			Type G273 Input : Complementary (PECL or LVDS) Output : 1x PECL or LVDS		
Package Codes :					
Code A1	Height "H" 5.9	Pin Length "L" NA	Code B1	Height "H" 5.9	Pin Length "L" NA
 <p>Dimensions : mm</p>			 <p>Dimensions : mm</p>		
Pin Connections	Description		Pin Connections	Description	
1	VCXO Control	<b>Test output</b> of the control voltage for the VCXO Only for modul test or observance	1	VCXO Control	<b>Test output</b> of the control voltage for the VCXO Only for modul test or observance
2	Lock Detector Output	<b>Test output</b> signal for PLL lock detected. High signal à PLL in lock Low signal à PLL out of lock Only for modul test or observance	2	Lock Detector Output	<b>Test output</b> signal for PLL lock detected. High signal à PLL in lock Low signal à PLL out of lock Only for modul test or observance
6;7	GND	Ground connection. Keep traces physically short and connect immediately to ground plane for best performance	3 5 6;7	N.C. GND GND	Ground connection. Keep traces physically short and connect immediately to ground plane for best performance
8	RF-OUT	RF synchronised output.	8	RF-OUT	RF synchronised output.
9	RF-Out complementary / (GND: Single ended input only)	RF synchronised output. Ground connection: Single Ended Input only	9	RF-Out complementary	RF synchronised output.
13	Ref. Frequency in	High stable input frequency for synchronisation	10 12	GND Ref. Frequency Complementary in	High stable complementary input frequency for synchronisation
14	Vs	Power supply pin	13 14	Ref. Frequency in Vs	High stable input frequency for synchronisation Power supply pin


Type G273			Type G267																																																		
Input : Single ended (HCMOS or Sinewave)			Input : Single ended (HCMOS or Sinewave)																																																		
Output : 2x PECL or LVDS			Output : 4x HCMOS (same frequency)																																																		
Package Codes :																																																					
Code C1	Height "H" 5.9	Pin Length "L" NA	Code D1	Height "H" 5.9	Pin Length "L" NA																																																
 <p style="text-align: center;">Dimensions : mm</p>			 <p style="text-align: center;">Dimensions : mm</p>																																																		
<table border="1"> <thead> <tr> <th>Pin Connections</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>1 VCXO Control</td> <td><b>Test output</b> of the control voltage for the VCXO Only for modul test or observance</td> </tr> <tr> <td>2 Lock Detector Output</td> <td><b>Test output</b> signal for PLL lock detected. High signal <math>\hat{a}</math> PLL in lock Low signal <math>\hat{a}</math> PLL out of lock Only for modul test or observance</td> </tr> <tr> <td>3 N.C.</td> <td></td> </tr> <tr> <td>5 GND</td> <td></td> </tr> <tr> <td>6 RF-OUT 1</td> <td>RF output frequency 1</td> </tr> <tr> <td>7 Compl. RF-OUT 1</td> <td>Complimentary RF output frequency 1</td> </tr> <tr> <td>8 RF-OUT 2</td> <td>RF output frequency 2</td> </tr> <tr> <td>9 Compl. RF-OUT 2</td> <td>Complimentary RF output frequency 2</td> </tr> <tr> <td>10 GND</td> <td></td> </tr> <tr> <td>12 N.C.</td> <td></td> </tr> <tr> <td>13 Ref. Frequency in</td> <td>High stable input frequency for synchronisation</td> </tr> <tr> <td>14 Vs</td> <td>Power supply pin</td> </tr> </tbody> </table>			Pin Connections	Description	1 VCXO Control	<b>Test output</b> of the control voltage for the VCXO Only for modul test or observance	2 Lock Detector Output	<b>Test output</b> signal for PLL lock detected. High signal $\hat{a}$ PLL in lock Low signal $\hat{a}$ PLL out of lock Only for modul test or observance	3 N.C.		5 GND		6 RF-OUT 1	RF output frequency 1	7 Compl. RF-OUT 1	Complimentary RF output frequency 1	8 RF-OUT 2	RF output frequency 2	9 Compl. RF-OUT 2	Complimentary RF output frequency 2	10 GND		12 N.C.		13 Ref. Frequency in	High stable input frequency for synchronisation	14 Vs	Power supply pin	<table border="1"> <thead> <tr> <th>Pin Connections</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>1 VCXO Control</td> <td><b>Test output</b> of the control voltage for the VCXO Only for modul test or observance</td> </tr> <tr> <td>2 Lock Detector Output</td> <td><b>Test output</b> signal for PLL lock detected. High signal <math>\hat{a}</math> PLL in lock Low signal <math>\hat{a}</math> PLL out of lock Only for modul test or observance</td> </tr> <tr> <td>5 RF-OUT 1</td> <td>4 independent RF synchronised outputs</td> </tr> <tr> <td>6 GND</td> <td>Ground connection. Keep traces physically short and connect immediately to ground plane for best performance</td> </tr> <tr> <td>7 RF-OUT 2</td> <td>4 independent RF synchronised outputs</td> </tr> <tr> <td>8 RF-OUT 3</td> <td>4 independent RF synchronised outputs</td> </tr> <tr> <td>9 GND</td> <td></td> </tr> <tr> <td>10 RF-OUT 4</td> <td>4 independent RF synchronised outputs</td> </tr> <tr> <td>13 Ref. Frequency in</td> <td>High stable input frequency for synchronisation</td> </tr> <tr> <td>14 Vs</td> <td>Power supply pin</td> </tr> </tbody> </table>			Pin Connections	Description	1 VCXO Control	<b>Test output</b> of the control voltage for the VCXO Only for modul test or observance	2 Lock Detector Output	<b>Test output</b> signal for PLL lock detected. High signal $\hat{a}$ PLL in lock Low signal $\hat{a}$ PLL out of lock Only for modul test or observance	5 RF-OUT 1	4 independent RF synchronised outputs	6 GND	Ground connection. Keep traces physically short and connect immediately to ground plane for best performance	7 RF-OUT 2	4 independent RF synchronised outputs	8 RF-OUT 3	4 independent RF synchronised outputs	9 GND		10 RF-OUT 4	4 independent RF synchronised outputs	13 Ref. Frequency in	High stable input frequency for synchronisation	14 Vs	Power supply pin
Pin Connections	Description																																																				
1 VCXO Control	<b>Test output</b> of the control voltage for the VCXO Only for modul test or observance																																																				
2 Lock Detector Output	<b>Test output</b> signal for PLL lock detected. High signal $\hat{a}$ PLL in lock Low signal $\hat{a}$ PLL out of lock Only for modul test or observance																																																				
3 N.C.																																																					
5 GND																																																					
6 RF-OUT 1	RF output frequency 1																																																				
7 Compl. RF-OUT 1	Complimentary RF output frequency 1																																																				
8 RF-OUT 2	RF output frequency 2																																																				
9 Compl. RF-OUT 2	Complimentary RF output frequency 2																																																				
10 GND																																																					
12 N.C.																																																					
13 Ref. Frequency in	High stable input frequency for synchronisation																																																				
14 Vs	Power supply pin																																																				
Pin Connections	Description																																																				
1 VCXO Control	<b>Test output</b> of the control voltage for the VCXO Only for modul test or observance																																																				
2 Lock Detector Output	<b>Test output</b> signal for PLL lock detected. High signal $\hat{a}$ PLL in lock Low signal $\hat{a}$ PLL out of lock Only for modul test or observance																																																				
5 RF-OUT 1	4 independent RF synchronised outputs																																																				
6 GND	Ground connection. Keep traces physically short and connect immediately to ground plane for best performance																																																				
7 RF-OUT 2	4 independent RF synchronised outputs																																																				
8 RF-OUT 3	4 independent RF synchronised outputs																																																				
9 GND																																																					
10 RF-OUT 4	4 independent RF synchronised outputs																																																				
13 Ref. Frequency in	High stable input frequency for synchronisation																																																				
14 Vs	Power supply pin																																																				

Marking
C3430A1-xxxx Frequency * VI AYYWW


## Absolute Maximum Ratings

Parameter	Min	Typ	Max.	Units	Condition
Supply voltage (Vs)			6.0	V	
Maximum output load @ CMOS			40	pF	

## Typical Phase Noise and Jitter (10 MHz; HCMOS output)




## (311,04 MHz; PECL output)




Frequency range [Hz]	Jitter [ps rms]	Frequency range [Hz]	Jitter [ps rms]
10Hz to 100kHz	0.708ps	12kHz to 20MHz	0.168ps

## Block Diagramm



## Standard Shipping Method



B-B, A, X, R0,75, 0,2, A-A, B, K, P, 1,75, 4, 1,5, Pin 1, \*bei W ≤ 24 mm nur untere Lochreihe  
 \*by W ≤ 24 mm only lower hole line

Lage im Gurt  
 Position in tape  
 Pin 1

Abwickelrichtung  
 Unwinding direction

Gurtunterseite  
 Tape bottom side


Gurtoberseite  
 Tape upper side

Production tolerance complying DIN IEC 286-3

Enclosure Type	Tape width W [mm]	Quantity per meter	Quantity per reel	Dimension P
G194B	tbd	tbd	tbd	tbd

## Recommended Reflow Profile

Solderprofile:



Temperature vs Time graph showing:  $T_p$ ,  $T_L$ ,  $T_s \max$ ,  $T_s \min$ ,  $t_s$  preheat, Ramp up,  $t_L$ , Critical Zone  $T_L$  to  $T_p$ , Ramp down,  $t_p$ ,  $t_{25^\circ\text{C to peak}}$

Profile Feature	Pb-Free Assembly /Sn-Pb Assembly	Profile Feature	Pb-Free Assembly /Sn-Pb Assembly
Average ramp-up rate ( $T_L$ to $T_p$ )	3°C/second max.	Time 25°C to Peak Temperature	8 minutes max.
Preheat - Temperature Min $T_{s \min}$ - Temperature Min $T_{s \max}$ - Time (min to max) ( $t_s$ )	150°C 200°C 60-180 seconds	Time maintained above - Temperature ( $T_L$ ) - Time ( $t_L$ )	217°C 60-150 seconds
$T_{s \max}$ to $T_L$ - Ramp-up Rate	3°C/second max.		
Time maintained above - Temperature ( $T_L$ ) - Time ( $t_L$ )	217°C 60-150 seconds	Time within 5°C of actual Peak Temperature ( $t_p$ )	20-40 seconds
Peak Temperature ( $T_p$ )	max 260°C	Ramp-down Rate	6°C/second max.

Note: All temperatures refer to topside of the package, measured on the package body surface. SMD oscillators must be on the top side of the PCB during the reflow process.

## How to Order this Product:

Model	Ref. Freq	Freq out	Supply Voltage Code	RF Output Code	Package Code
C3430			SV033	RFH	A1

**Supply:**

SV033: 3.3V

**Signal:**

RFH: HCMOS  
RFP: PECL

**Enclosures:**

A1: H: 5.9 L: NA

Dimension: mm